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Abstract—Global on-chip data communication is becoming a 
concern as the gap between transistor speed and interconnect 
bandwidth increases with CMOS process scaling. In this paper a 
low-swing transceiver for 10mm long 0.54μm wide on-chip 
interconnect is presented, which achieves a similar data rate as 
previous designs (a few Gb/s), but at much lower power than 
recently published work. Both low static power and low dynamic 
power (low energy per bit) is aimed for. A capacitive pre-
emphasis transmitter lowers the voltage swing and increases the 
bandwidth using a simple inverter based transceiver and 
capacitive coupling to the interconnect. The receiver uses 
Decision Feedback Equalization with a power-efficient 
continuous-time feedback filter. A low power latch-type voltage 
sense amplifier is used. The transceiver, fabricated in a 1.2V 
90nm CMOS process, achieves 2Gb/s. It consumes only 0.28pJ/b, 
which is 7 times lower than earlier work. 
 
Index Terms—Global on-chip wires, interconnect, on-chip 
communication, data bus, intersymbol interference (ISI), pre-
emphasis, transceivers 
 
I. INTRODUCTION 
HE bandwidth of global on-chip interconnects in 
modern CMOS processes is limited by their high 
resistance and capacitance [3]. Therefore, the data rate that 
can be achieved over these long wires is only small. Repeaters 
can be used to speed up these interconnects, but they consume 
a considerable amount of power [4] and area. Recently 
published techniques [3-6] also increase the achievable data 
rate, but these techniques have high static power consumption, 
leading to relatively high energy per bit for low data activity. 
On the other hand, low-swing schemes [7] often sacrifice 
bandwidth for power reduction, or make use of an extra low-
voltage power supply. More ideally, a transceiver would 
combine low dynamic and static power with a high achievable 
data rate. 
In this paper, a transceiver for 10mm long interconnects in  
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Fig. 1: Concept of the transceiver and circuit implementation of the capacitive 
pre-emphasis transmitter. 
 
a 1.2V 90nm 6M CMOS process is presented, shown in Fig. 
1. A capacitive pre-emphasis transmitter [1] both increases the 
bandwidth and decreases the voltage swing, without the need 
for an additional power supply. The receiver uses decision 
feedback equalization (DFE) [8] to further increase the 
achievable data rate. The DFE, with a continuous-time 
feedback filter  [1], consumes almost no extra power.  
As low-swing signaling is more susceptible to crosstalk, we 
use differential interconnects with twists [3], of which only a 
single-ended half is shown. In contrast to the wide 
interconnects used in [4, 5], we use relatively small widths 
(0.54μm) and spacings (0.32μm) [3, 6] and assume high metal 
density surroundings. 
The paper is organized as follows. We will first describe the 
techniques that are used to improve the achievable data rate of 
the interconnect with minimal power consumption. After that 
we will describe circuit implementations. Measurement results 
of a test chip are discussed and the results are compared with 
other transceivers for global interconnects as found in 
literature. 
II. TERMINATION IMPEDANCES AND EQUALIZATION 
The bandwidth and power consumption of an RC-limited 
interconnect depends on its source (ZS) and load impedances 
(ZL). In Fig. 1, a conventional case with inverters as both the 
transmitter (ZS=100Ω) and receiver (ZL=10fF) has only  
T 
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Fig. 2: Bandwidth and energy per bit versus transition probability (=data 
activity) for three different termination schemes. The results are for 10mm 
differential interconnects with a distributed resistance of 2kΩ and a distributed 
capacitance of 2.8pF. 
 
62MHz bandwidth and high power consumption. Current-
sensing schemes (ZL=190Ω in Fig. 2) increase the bandwidth 
up to 3 times [3, 6], but with increased power at low data 
activities. We propose to use a capacitive transmitter 
(ZS=255fF in Fig. 2), which has the same bandwidth 
improvement as current-sensing, but with lower power and 
without static power consumption. The bandwidth-increasing 
pre-emphasis effect of the transmitter is shown at the bottom 
right of Fig. 1: every transition is emphasized by the 
transmitter by injecting a charge via capacitance CS.  
The receiver concept is also shown in Fig. 1. A clocked 
comparator [2] is used to restore the low-swing line output to 
full swing. DFE further increases the achievable data rate. 
Instead of the often used FIR filters [8], a continuous-time 
filter is introduced as decision feedback filter. This filter 
cancels most of the ISI with a simple and power-efficient first-
order implementation, whereas a FIR filter would require 
many taps. 
III. CIRCUIT IMPLEMENTATION 
With only a series capacitor (AC-coupling), the DC voltage 
on the interconnect is ill-defined as there is no DC path to one 
of the supplies. To control the DC voltage, a load resistor RL 
and a transconductance Gm controlled by Vin are added (see 
Fig. 1). By having the time constants CS/Gm and RLCwire 
equal, the transfer function resembles the transfer function of 
the capacitive transmitter in Fig. 2. If a small Gm (5μS) and a 
large RL (16kΩ) are chosen, the static current is kept small 
(6μA) and also the power consumption remains similar. Gm 
and RL are implemented with MOS transistors as visible in the 
bottom part of Fig. 1. For CS, the gate capacitance of an 
NMOS transistor is used. As the gate oxide thickness is much 
smaller than the oxide between interconnects, the area that is 
consumed by CS is relatively small (6x6μm2). The signals, 
with a voltage swing of 100mV, are chosen close to VDD 
(1.2V), because the capacitance of the NMOS transistor is 
highest for a high gate-source voltage. The total area of the  
 
Fig. 3: Implementation of the clocked comparator with continuous-time 
feedback filter. 
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Fig. 4: Chip micrograph. 
 
differential transmitter is 226μm2. 
The schematic of the receiver implementation is shown in 
Fig. 3. The left of the circuit shows a clocked comparator, a 
sense amplifier based flip-flop (SAFF), which consists of a 
differential input stage, cross-coupled inverters and an SR-
latch [2]. The outputs of the SR-latch are used to drive the 
low-pass feedback filter, in this case an RC filter, 
implemented with pass-gates and anti-parallel gate-
capacitances. The filter output is coupled back into the SAFF 
via a second differential input stage, as shown on the right of 
Fig. 3. IEQ is used to set the feedback gain A (see Fig. 1). The 
total area of the receiver is 117μm2 (32μm2 for the DFE part). 
IV. MEASUREMENTS 
The chip micrograph is shown in Fig. 4. The 10mm long 
interconnects, placed in metal 4, have a total distributed 
resistance of 2kΩ and a capacitance of 2.8pF. The other metal 
layers are filled with GND- and VDD-connected metal stripes. 
An external pattern generator/analyzer is used for data  
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Fig. 5: Eye-diagram at the input of the receiver at 1Gb/s and measured Bit 
Error Rate at the edges of the eye. 
 
 
Fig. 6:  Measured eye-opening for different data rates as a function of IEQ. 
 
generation and BER measurement. The receiver clock is 
generated externally in order to adapt its phase to the eye 
position and be able to measure eye widths. In an application a 
simple skew circuit or a source-synchronous approach could 
be used to generate the proper clock phase. Eye-diagrams are 
measured via 50Ω output buffers that are connected to the 
output of a differential interconnect. 
Fig. 5 shows a measured eye-diagram at a data rate of 
1Gb/s. The measured BER at the edges of the eye is also 
shown. The BER drops rapidly below a clock skew of -150ps 
and above 180ps, giving an eye-opening of 670ps. Data rates 
up to 1.35Gb/s are achieved without DFE (IEQ=0). The one-
sigma offset of the total transceiver is 11mV, measured over 
20 samples. Due to this offset, not all samples achieve 
1.35Gb/s, but a slightly lower data rate of 1Gb/s is achieved 
by all samples. Simulations over process corners also indicate 
that the circuit is robust for PVT variations at a rate slightly 
lower than the maximum achievable data rate. Data rates up to  
 
Fig. 7: Measured power consumption for different data rates as a function of 
transition probability (=data activity). 
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Fig. 8: Definition of cross-sectional area. 
 
2Gb/s are measured with DFE. Fig. 6 shows that DFE 
improves the eye-opening for a wide range of IEQ. In an 
application IEQ can therefore be fixed at design time.  
In Fig. 7 the measured energy per bit is plotted as a function 
of transition probability at different data rates. With random 
data at 2Gb/s, only 0.28pJ/b is dissipated, which is a factor 7 
lower than earlier work [3, 6]. The power dissipation of 
0.12pJ/b at zero data activity is mainly due to the power 
dissipation in the SAFF, which has large transistors to get a 
low offset (σos=8mV). Clock-gating can be used to eliminate 
power consumption during inactive periods. The DFE part of 
the circuit requires less than 7% of the total transceiver power, 
while it can increase the achievable data rate with a factor 1.5. 
V. COMPARISON 
We will now compare the results of our demonstrator IC 
with other solutions, as found in literature. We will compare 
the different interconnect schemes both with respect to 
achievable data rate and energy consumption. The energy 
consumption depends linearly on the length (larger length 
means larger capacitance and hence more energy 
consumption) and therefore, we will divide the energy 
consumption by the length. As the bandwidth of RC-limited 
interconnects depends on the length squared (larger length 
means smaller bandwidth), we will divide the achievable data 
rate by the length squared. As we would also like to consume 
as little chip area as possible, we will also divide the  
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Fig. 9: Comparison of different solutions with respect to speed and power. 
 
achievable data rate by the cross-sectional area (see Fig. 8) of 
the interconnect. The cross-sectional area is defined as 
(w+s)(h+d) with w the width of the interconnect, s the 
spacing, h the height of the interconnect and d (=dT=dB) the 
vertical spacing to other metal layers. The parameters s, h and 
d are not always given in literature and are in some cases 
estimated from the used technology process. 
B
Fig. 9 has on the x-axis the achievable data rate divided by 
the cross-sectional area and the length squared and on the y-
axis the energy consumption per transmitted bit divided by the 
length. The figure shows that the transceiver as presented in 
this paper has both a high achievable data rate and much 
lower energy consumption than all other solutions. 
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